PRELIMINARY

25-common x 100-segment BITMAP LCD DRIVER

■ GENERAL DESCRIPTION

The **NJU6673** is a 25-common x 100-segment bit map LCD driver to display graphics or characters.

It contains 2,500 bits display data RAM, microprocessor interface circuits, instruction decoder, and common and segment drivers.

An image data from MPU through the serial or 8-bit parallel interface are stored into the 2,500 bits internal displayed on the LCD panel through the commons and segments drivers.

The **NJU6673** displays 25 x 100 dots graphics or 7-character 2-line by 12×13 dots character.

The **NJU6673** contains a built-in OSC circuit for reducing external components. And it features an electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.4V to 5.5V and low operating current are suitable for small size battery operation items.

FEATURES

- Direct Correspondence of Display Data RAM to LCD Pixel
- Display Data RAM 2,500 bits
- LCD Drivers 25-common and 100-segment
- Selectable Duty and Bias Ratio ; 1/25 Duty 1/6 Bias or 1/15 Duty 1/5 Bias
- Direct connection to 8-bit Microprocessor interface for both of 68 and 80 type MPU
- Serial Interface (SI, SCL, A0, \overline{CS})
 - Useful instruction set Display ON/OFF, Display Start Line Set, Page Address Set, Column Address Set, Status Read, Write Display Data, Read Display Data, Normal or Inverse ON/OFF Set, Static Drive ON/Normal Display, EVR Register Set, Read Modify Write, End, Reset, Internal Power Supply ON/OFF, Driver Output ON/OFF, Power Save and ADC select.
- Power Supply Circuits for LCD; Available attractive operation for small LCD panel without external capacitors for bias stabilization. Booster Circuits(3 times maximum, Voltage boosting polarity : Negative (V_{DD} Common)), Regulator, Voltage Follower(x 4)
 Previous Electrical V(right) Previous (40 Stars)
- Precision Electrical Variable Resistance (16 Steps)
- Low Power Consumption
- Operating Voltage 2.4V to 5.5V
- LCD Driving Voltage 4.0V to 10.0V
- Package Outline COF / TCP / Bumped Chip
- C-MOS Technology (Substrate : N)



NJU6673CL


PACKAGE OUTLINE

New Japan Radio Co., Ltd.

02/04/05

NJU6673

PAD LOCATION



■ TERMINAL DESCRIPTION


PAD No.	Terminal	V_ um	V_ um	PAD No.	Terminal	V	V
PAD NO.		X= μm	Y= μm			X= μm	Y= μm
1	DUMMY ₁	-3536	-891	51	V _{OUT}	1715	-891
2	DUMMY ₂	-3466	-891	52	V _{OUT}	1786	-891
3	RES	-3396	-891	53	V _{OUT}	1856	-891
4	V _{DD}	-3326	-891	54	V _{DD}	1926	-891
5	V _{DD}	-3256	-891	55	V _{DD}	1996	-891
6	V _{DD}	-3186	-891	56	V _{DD}	2066	-891
7	P/S	-3116	-891	57		2136	-891
8	SEL68	-3046	-891	58	VR	2206	-891
9	V _{SS}	-2976	-891	59	VR	2276	-891
10	V _{SS}	-2906	-891	60	VR	2346	-891
11	V _{SS}	-2836	-891	61	V ₅	2416	-891
12	T2	-2766	-891	62	V ₅	2486	-891
13	T1	-2696	-891	63	V ₅	2556	-891
14	OSC ₁	-2626	-891	64	V ₄	2626	-891
15	CS	-2556	-891	65	V ₄	2696	-891
16	<u>A0</u>	-2486	-891	66	V ₄	2766	-891
17	WR	-2416	-891	67	V ₃	2836	-891
18	RD	-2346	-891	68	V ₃	2906	-891
19	DUTY	-2276	-891	69	V ₃	2976	-891
20	CDIR	-2206	-891	70	V ₂	3046	-891
21	DUMMY ₃	-2136	-891	71	V ₂	3116	-891
22	DUMMY ₄	-2066	-891	72	V ₂	3186	-891
23	DUMMY ₅	-1996	-891	73	V ₁	3256	-891
24	DUMMY ₆	-1926	-891	74	V ₁	3326	-891
25	D ₀	-1715	-891	75	V ₁	3396	-891
26	D ₁	-1435	-891	76	DUMMY ₁₁	3466	-891
27	D ₂	-1155	-891	77	DUMMY ₁₂	3536	-891
28	D ₃	-875	-891	78	ALI_A2	3616	-891
29	D_4	-595	-891	79	DUMMY ₁₃	3616	-745
30	D ₅	-315	-891	80	DUMMY ₁₄	3616	-675
31	D ₆ (SCL)	-35	-891	81	C ₀	3616	-605
32	D ₇ (SI)	245	-891	82	C ₁	3616	-535
33	DUMMY ₇	455	-891	83	C ₂	3616	-465
34	V _{SS}	525	-891	84	C ₃	3616	-395
35	V _{SS}	595	-891	85	C ₄	3616	-325
36	V _{SS}	665	-891	86	C ₅	3616	-255
37	DUMMY ₈	735	-891	87	C ₆	3616	-185
38	DUMMY ₉	805	-891	88	C ₇	3616	-115
39	C1 ⁺	875	-891	89	C ₈	3616	-45
40	C1 ⁺	945	-891	90	C ₉	3616	25
41	C1⁺	1015	-891	91	C ₁₀	3616	95
42	C1 ⁻	1085	-891	92	C ₁₁	3616	166
43	C1 ⁻	1155	-891	93	C ₁₂	3616	236
44	C1 ⁻	1225	-891	94	C ₁₃	3616	306
45	C2 ⁺	1295	-891	95	C ₁₄	3616	376
46	C2 ⁺	1365	-891	96	ALI_B1	3616	873
47	C2 ⁺	1435	-891	97	DUMMY ₁₅	3536	891
48	C2 ⁻	1505	-891	98	S ₀	3466	891
49	C2 ⁻	1575	-891	99	S ₁	3396	891
50	C2 ⁻	1645	-891	100	S ₂	3326	891


- New Japan Radio Co.,Ltd. -

PAD No.	Terminal	X= μm	Y= μm	PAD No.	Terminal	X= μm	Y= μm
101	S ₃	3256	891	151	S ₅₃	-245	891
102	S ₄	3186	891	152	S ₅₄	-315	891
103	S ₅	3116	891	153	S ₅₅	-385	891
104	S ₆	3046	891	154	S ₅₆	-455	891
105	S ₇	2976	891	155	S ₅₇	-525	891
106	S ₈	2906	891	156	S ₅₈	-595	891
107	S ₉	2836	891	157	S ₅₉	-665	891
108	S ₁₀	2766	891	158	S ₆₀	-735	891
109	S ₁₁	2696	891	159	S ₆₁	-805	891
110	S ₁₂	2626	891	160	S ₆₂	-875	891
111	S ₁₃	2556	891	161	S ₆₃	-945	891
112	S ₁₄	2486	891	162	S ₆₄	-1015	891
113	S ₁₅	2416	891	163	S ₆₅	-1085	891
114	S ₁₆	2346	891	164	S ₆₆	-1155	891
115	S ₁₇	2276	891	165	S ₆₇	-1225	891
116	S ₁₈	2206	891	166	S ₆₈	-1295	891
117	S ₁₉	2136	891	167	S ₆₉	-1365	891
118	S ₂₀	2066	891	168	S ₇₀	-1435	891
119	S ₂₁	1996	891	169	S ₇₁	-1505	891
120	S ₂₂	1926	891	170	S ₇₂	-1575	891
120	S ₂₃	1856	891	170	S ₇₃	-1645	891
121	S ₂₃	1786	891	172	S ₇₃	-1715	891
122	S ₂₄	1700	891	172	S ₇₄	-1786	891
123	S ₂₅	1645	891	173	S ₇₅	-1856	891
124	S ₂₆ S ₂₇	1575	891	174	S ₇₆ S ₇₇	-1926	891
125	S ₂₇	1575	891	175		-1926	891
120	S ₂₈	1435	891	176	S ₇₈		891
127	S ₂₉	1365		177	S ₇₉	-2066	891
	S ₃₀		891		S ₈₀	-2136	
129	S ₃₁	1295	891	179	S ₈₁	-2206	891
130	S ₃₂	1225	891	180	S ₈₂	-2276	891
131	S ₃₃	1155	891	181	S ₈₃	-2346	891
132	S ₃₄	1085	891	182	S ₈₄	-2416	891
133	S ₃₅	1015	891	183	S ₈₅	-2486	891
134	S ₃₆	945	891	184	S ₈₆	-2556	891
135	S ₃₇	875	891	185	S ₈₇	-2626	891
136	S ₃₈	805	891	186	S ₈₈	-2696	891
137	S ₃₉	735	891	187	S ₈₉	-2766	891
138	S ₄₀	665	891	188	S ₉₀	-2836	891
139	S ₄₁	595	891	189	S ₉₁	-2906	891
140	S ₄₂	525	891	190	S ₉₂	-2976	891
141	S ₄₃	455	891	191	S ₉₃	-3046	891
142	S ₄₄	385	891	192	S ₉₄	-3116	891
143	S ₄₅	315	891	193	S ₉₅	-3186	891
144	S ₄₆	245	891	194	S ₉₆	-3256	891
145	S ₄₇	175	891	195	S ₉₇	-3326	891
146	S ₄₈	105	891	196	S ₉₈	-3396	891
147	S ₄₉	35	891	197	S ₉₉	-3466	891
148	S ₅₀	-35	891	198	DUMMY ₁₆	-3536	891
149	S ₅₁	-105	891	199	ALI_B2	-3616	873
150	S ₅₂	-175	891	200	C ₂₄	-3616	25

PAD No.	Terminal	X= μm	Y= μm
201	C ₂₃	-3616	-45
202	C ₂₂	-3616	-115
203	C ₂₁	-3616	-185
204	C ₂₀	-3616	-255
205	C ₁₉	-3616	-325
206	C ₁₈	-3616	-395
207	C ₁₇	-3616	-465
208	C ₁₆	-3616	-535
209	C ₁₅	-3616	-605
210	DUMMY ₁₇	-3616	-675
211	DUMMY ₁₈	-3616	-745
212	ALI_A1	-3616	-891


Alignment marks





NJU6673

BLOCK DIAGRAM



New Japan Radio Co., Ltd.

■ TERMINAL DESCRIPTION

No.	Symbol	I/O	Function							
1,	DUMMY ₁		Dummy Terminal.							
2,	DUMMY ₂		These are open terminals electrically.							
21-	DUMMY ₃ -									
24,										
33, 37,	DUMMY ₇ DUMMY ₈									
37, 38,										
50, 57,										
76,	DUMMY ₁₁									
77,	DUMMY ₁₂									
79,	DUMMY ₁₃									
80,	DUMMY ₁₄									
97,	DUMMY ₁₅									
198,	DUMMY ₁₆									
210,	DUMMY ₁₇									
211 4,5,6,	DUMMY ₁₈		Power supply tern	ninal (124 to 15	5\/)					
4,5,6, 54-56	V _{DD}	Power		,	.5V)					
9-11, 34-36	V_{SS}	GND	Ground terminal.	(0V)						
73-75	V ₁		LCD Driving Volta	0 11 2 0						
70-72	V_2					ternal power supply				
67-69	V ₃				ving voltage is su	pplied from outside				
64-66	V ₄		fitting with followin	-						
61-63	V_5	D		$\geq V_3 \geq V_4 \geq V_5 \geq V_{OUT}$	alu ICD driving	voltoreo V to V				
		Power			e supplied as show	voltages V_1 to V_4				
				as V ₁						
					V ₅ +3/5 V _{LCD} V ₅ +2/5					
					$V_5 + 4/6 V_{LCD} V_5 + 2/6$					
				<u> </u>		$V_{LCD} = V_{DD} - V_5$				
39-41	C ₁ +	0	Condenser conne	cting terminals for	or internal Voltage E					
42-44	C ₁ -		Boosting time is s	elected by each	connected condens	ser.				
45-47	C ₂ +		In case of 3-time	boost operation	connect the cond	enser between C ₁ +				
48-50	C ₂ -		and C_1 -, C_2 + and							
					, connect the cond	enser between C ₂ +				
					C ₁ - should be open					
51-53	V _{OUT}	0	Boosted voltage of terminal and V _{SS} .	output terminal.	Connects the capa	acitor between V_{OUT}				
58-60	VR	I		stment terminal.	The gain of Vico	setup circuit for V ₅				
			level is adjusted b	y external resisto	or.					
13	Τ ₁ ,	I	LCD bias voltage		<u>.</u>					
12	T_2		T ₁ T ₂	Voltage	Voltage adjustor	V/F circuit				
				booster circuit Available	Available	Available				
			H L	Not available	Available	Available				
				Not available	Not available	Available				
						/ (Valiable				
25	D ₀	I/O	Data input / outpu		1)					
26 27	D ₁		In parallel interface Mode (P/S="H")							
27 28	D_2 D_3		I/O terminals of 8-bit bus. In Serial interface Mode(P/S="L")							
20 29	D_3 D_4			ninal of serial dat	a (SI)					
30	D_4 D_5			ninal of serial dat						
31	D ₆ (SCL)			ninals are High in						
32	D ₇ (SI)				are high-impedanc	e.				

New Japan Radio Co., Ltd. –

No.	Symbol	I/O	Function						
16	AO	I	Data discremination signal input terminal.The signal from MPUdiscreminates transmitted data between Display data and Instruction.A0HDiscreminationDisplay DataInstruction						
3	RES	Ι	Reset terminal. Reset operation is executing during "L" state of $\overline{\text{RES}}$.						
15	CS	I	Chip select signal input terminal. Data Input/Output are available during $CS = "L"$.						
18	RD (E)	Ι	RD(80 type) or E(68 type) signal input terminal. <in 80="" mode="" mpu="" type="">(SEL68="L") RD signal from 80 type MPU input terminal. Active"L". D₀ to D₇ terminals are output during "L" level. <in 68="" mode="" mpu="" type="">(SEL68="H") Enable signal from 68 type MPU input terminal. Active "H"</in></in>						
17	WR(R/W)	I	WR (80 type) or R/W(68 type) signal input terminal. <in 80="" mode="" mpu="" type="">(SEL68="L") WR signal from 80 type MPU input . Active "L". The data transmitted during WR="L" are fetched at the rising edge of WR. <in 68="" mode="" mpu="" type=""> R/w signal from 68 type MPU input terminal. R/W H L State Read</in></in>						
8	SEL68	Ι	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
7	P/S	Ι	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
14	OSC	0	Maker Testing Clock output terminal. The terminal is recommended to open.						

NJU6673

No.	Symbol	I/O		Fun	ction			
81-95	C ₀ -C ₁₄	0	 Common ou Segment ou Common Ou Following of alternating(CD driving signal output terminals. Common output terminals :C₀ to C₂₄ Segment output terminals :S₀ to S₉₉ Common Output Terminal Following output voltages is selected by the alternating(FR) signal and Common scanning of the second seco				
00.407	0.0		Scan data	FR	Output Voltag	ge		
98-197	S ₀ -S ₉₉	0	н	H L	V ₅ V _{DD}			
			L	Н	V ₁			
			L	L	V4			
200-209	C ₂₄ -C ₁₅	0	alternating(output_voltages_i FR) signal and dis I	s is selected by the combination of display data in the DD RAM.			
200-203	024-015	Ŭ	RAM data	FR	Normal	Reverse		
					Н	V _{DD}	V ₂	
			Н	L	V ₅	V ₃		
				Н	V ₂	V _{DD}		
				L	V ₃	V_5		
19	DUTY		Duty and Bias sel	ection terminal.				
			DUTY	Duty	Bias	7		
			Н	1/15	1/5			
			L	1/25	1/6			
20	CDIR	I	CDIR	ssignment selecti Common Output				
			Н	Reverse (C ₂₄				
				Normal (C ₀ –	→C ₂₄)			

■ FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Busy Flag (BF)

The Busy Flag (BF) is set to logical "1" in busy of internal execution by an instruction, and any instruction excepting for the "Status Read" is disable at this time. Busy Flag is outputted through D_7 terminal by "Status Read" instruction. Although another instructions should be inputted after check of Busy Flag, no need to check Busy flag if the system cycle time (t_{CYC}) as shown in **BUS** TIMING CHARACTERISTICS is secured completely.

(1-2) Display Start Line Register

The Display Start Line Register is a register to set a display data RAM address corresponding to the COM₀ display line (the top line normally) for the vertical scroll on the LCD, Page address change and so forth. The Display Start Line Address set instruction sets the 8-bit display start address into this register.

(1-3) Line Counter

Line Counter is reset when the internal FR signal is switched and outputs the line address of the display data RAM by count up operation synchronizing with common cycle of **NJU6673**.

(1-4) Column Address Counter

Column Address Counter is the 8-bit preset-able counter to point the column address of the display data RAM (DD RAM) as shown in Fig. 1. The counter is incremented automatically after the display data read/write instructions execution. When the Column address counter reaches to the maximum existing address by the increment operations, the count up operation (increment) is frozen. However, when new address is set to the column address counter again, it restarts the count up operation from a set address. The operation of Column Address Counter is independent against Page Address Register.

By the address inverse instruction (ADC select) as shown in Fig. 1, Column Address Decoder reverses the correspondence between Column address and Segment output of display data RAM.

(1-5) Page Address Register

Page Address Register assigns the page address of the display data RAM as shown in Fig. 1. In case of accessing from the MPU with changing the page address, Page Address Set instruction is required.

(1-6) Display Data RAM

The Display data RAM (DD RAM) is the bit map RAM consisting of 2,500 bits to store the display data corresponding to the LCD pixel on LCD panel.

In Normal Display : "1" Turn-On Display, "0"=Turn-Off Display In Reveres Display: "1" Turn-Off Display, "0"=Turn-On Display

DD RAM output 100 bits parallel data addressed by line address counter then the data latched in the display data latch. Asynchronous data access to the DD RAM is available due to the access to the DD RAM from the MPU and latch to the display data latch operation are done independently.

(1-7) Common Driver Assignment

The scanning order can be assigned by set Common Driver Assignment selection terminal as shown on Table 1.

			U			
			COM	Dutputs Ter	minals	
	PAD No.	81	95		200	209
	Pin name	C ₀	C ₁₄		C ₂₄	C ₁₅
COM Driver Assignment	"L"	$COM_0 \longrightarrow$	COM ₁₄		COM ₂₄ -	COM ₁₅
selection terminal	"H"	COM ₂₄	COM ₁₀		$COM_0 \longrightarrow$	COM ₉

Table 1 Common Driver Order Assignment

The duty ratio setting and output assignment register are so controlled to operate independently that duty ratio setting required to corresponding duty ratio for output assignment.

Page Address	Data					Dis	play	Pattern			Line Address		COM out example	
Address	D										00	i		1
	D ₀										00		C ₁₇	-
	D ₁ D ₂										01		C ₁₈ C ₁₉	-
D ₁ , D ₀											02		C ₁₉ C ₂₀	-
(0, 0)	D ₃ D ₄							— Page 0 —			03		C ₂₀ C ₂₁	-
(0, 0)	D ₄ D ₅							<u> </u>			04		C ₂₁ C ₂₂	СОМ
	D_5 D_6							<u> </u>			05		C ₂₂ C ₂₃	output
	D ₆ D ₇							<u> </u>			00		C ₂₃ C ₂₄	example 2
	D ₇										07		C ₂₄	
	D ₀ D ₁							<u> </u>			08		C ₀	C ₀ C ₁
	D ₁ D ₂							<u> </u>			09 0A		C ₁	C ₁ C ₂
D ₁ , D ₀	D_2 D_3							<u> </u>			0A 0B		C ₂ C ₃	C ₂ C ₃
(0, 1)	D ₃ D ₄							— Page 1 —			0B 0C		C ₃	C ₃ C ₄
(0, 1)	D ₄ D ₅							<u> </u>			0C 0D		C ₄	C ₄
	D ₅ D ₆							<u> </u>			0D 0E		C ₅	C ₆
	D ₆							<u> </u>			0E 0F		C ₇	C ₇
	D ₀										10		C ₈	C ₈
	D ₀							<u> </u>			10		C ₈ C ₉	C ₉
	D ₁ D ₂							<u> </u>			12		C ₁₀	C ₁₀
D ₁ , D ₀	D ₂										13		C ₁₀	C ₁₀
(1, 0)	D ₃							— Page 2 —			14		C ₁₂	C ₁₂
	D ₅										15		C ₁₃	C ₁₂
	D ₆										16	ľ	C ₁₄	C ₁₄
	D ₇										17		C ₁₅	- 14
D ₁ , D ₀ (1, 1)	D ₀							Page 3			18		C ₁₆	
Column	D ₀ =0	00	01	02	03	04	05	•••••	62	63		L	- 10	1
Address(ADC		63	62	61	60	5F	5E	•••••	01	00				
		•	•	·					·					
Segmer	nt output	S ₀	S_1	S ₂	S ₃	S_4	S ₅	•••••	S ₉₈	S ₉₉				

COM output example1 : 1/25Duty, set Display Start Line 08_H COM output example2 : 1/15Duty, set Display Start Line 08_H

Fig.1 Correspondence with Display Data RAM Address

(1-8) Reset Circuit Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

Initialization

- 1. Display Off
- 2. Normal Display (Non-inverse display)
- 3. ADC Select : Normal (ADC Instruction D₀="0")
- 4. Read Modify Write Mode Off
- 5. Voltage Booster off, Voltage Regulator off, Voltage follower off
- 6. Clear the serial interface register
- 7. Driver Output Off
- 8. Set the Display Start Line Register to 00_H
- 9. Set the Column Address Counter to 00_H
- 10. Set the Page Address Register to page "0"
- 11. Set the EVR register to 00_H

The $\overline{\text{RES}}$ terminal connects to the reset terminal of the MPU synchronization with the MPU initialization as shown in "the MPU interface" in the Application Circuit section. The "L" level input signal as reset signal must keep the period over than 10µs as shown in DC Characteristics. The **NJU6673** takes 1µs for the reset operation after the rising edge of the $\overline{\text{RES}}$ signal.

The reset operation by $\overline{\text{RES}}$ ="L" initializes each resister setting as above reset status, but the internal oscillation circuit and output terminals (D₀ to D₇) are not affected.

To avoid the lock-up, the reset operation by the RES terminal must be required every time when power terns on. The reset operation by the reset instruction, function 8 to 11 operations mentioned above is performed.

The RES terminal must be keep "L" level when the power terns on in not use of the built-in LCD power supply circuit for no affect to the internal execution.

(1-9) LCD Driving

(a) LCD Driving Circuits

LCD driver is 125 sets of multiplexer consisting of 100 segments and 25 commons drivers to output LCD driving voltage. The common driver outputs the common scan signals formed with the shift register. The segment driver outputs the segment driving signal determined by a combination of display data in the DD RAM, common timing, FR signal, and alternating signal for LCD. The output wave forms of segment/common are shown in ■ LCD DRIVING WAVEFORM.

(b) Display Data Latch Circuits

Display Data Latch Circuit latches the 100 bits display data outputted from the DD RAM addressed by the Line address counter to LCD driver at every common signal cycle temporarily. The original data in the DD RAM is not changed because of the Normal/Reverse display, Display On/Off, Static drive On/Off instruction processes only stored data in this Display Data Latch Circuit.

(c) Line Counter and Latch signal of Latch Circuits

The count clock to Line Counter and the latch clock to Display Data Latch Circuit are formed using the internal display clock (CL). The display data of 100 bits from Display Data RAM pointed by the line address synchronizing with the internal display clock are latched into the Display Data Latch Circuit and are outputted to LCD driving circuits.

The display data read out operation from DD RAM to the LCD Driver Circuit is completely independent operation with an access to the display data RAM from MPU.


New Japan Radio Co., Ltd.

(d) Display Timing Generaton Circuit

The display timing generation circuit generates the internal timing of the display system by the master clock and the internal FR signal. As for it, the internal FR signal and the LCD alternating signal generate the wave form of 2-frame alternating drive wave form or the n-line inverse drive method for the LCD Driving circuit.

(e) Common Timing Generation

The Common Timing Generator generates the common timing signal from the display clock (CL).





(f) Oscillation Circuit

The Oscillation Circuit is a low power type CR oscillator using an internal resistor and capacitor. The oscillator output is using for the display timing clock and for the voltage booster circuit. And the display clock(CL) is generated from this oscillator output frequency by dividing.

Duty	1/15	1/25
Duty	1/10	1/20
Divide	1/10	1/6

(g) Power Supply Circuit

The internal power supply circuit generates the voltage for driving LCD. It consists of voltage booster circuits (3-Time maximum), voltage regulator circuits, and voltage followers.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V₁, V₂, V₃, V₄, V₅ and V_{OUT} for the LCD should be supplied from outside, terminals C₁+, C₁-, C₂+, C₂- and VR should be open. The status of internal power supply is selected by T₁ and T₂ terminals. Furthermore the external power supply operates with some of internal power supply function.

	Table	5 THE Keld	LION Delween	ower Suppry			
T ₁	T ₂	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Power Supply	C ₁ +, C ₁ -, C ₂ +, C ₂ -	VR Term.
L	L/H	ON	ON	ON	-		
Н	L	OFF	ON	ON	V _{OUT}	Open	
Н	Н	OFF	OFF	ON	V ₅ , V _{OUT}	Open	Open

Table3	The Relation Between Power Supply Circuit And T ₁ , T ₂ Terminal
--------	----------------------------------------------------------------------------------------

When $(T_1, T_2)=(H, L)$, C_1+ , C_1- , C_2+ , C_2- terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the V_{OUT} terminal should be supplied from outside.


When $(T_1, T_2)=(H, H)$, terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

The internal power supply Circuits is designed specially for a small-size LCD like as normal cellular phone size LCD panel. When **NJU6673** apply to the large size LCD panel application (large capacitive load), external power supply is required to keep good display condition.


The external capacitors to V_1 to V_5 for Bias voltage stabilization may be removed in use of small size LCD panel. The equivalent load of LCD panel may be changed depending on display patterns. Therefore, it require display quality check on various display patterns actually without external capacitors. If the display quality is not so good, external capacitors should connects as show in (3-4)LCD Driving Voltage Generation Circuits -Fig. 4. (If no need external capacitors as result of experiment, the application patterns (wiring) should be prepared for recovery.)


O Power Supply applications

 (1) Internal power supply example.
 All of the Internal Booster, Voltage Regulator, Voltage Follower using.
 Internal power supply ON (instruction) (T₁, T₂)=(L, L)




(3) V_{OUT} and V_5 supply from outside Example. Internal Voltage Follower using. Internal power supply (Instruction) $(T_1, T_2)=(H, H)$





(4) External Power Supply Example. All of V₁ to V₅ and V_{OUT} supply from outside Internal power supply (Instruction) $(T_1, T_2)=(H, H)$



 \bigotimes : These switches should be open during the power save mode.

(2) Instruction

The **NJU6673** distinguishes the signal on the data bus D_0 to D_7 as an Instruction by combination of A0, RD and WR(R/W). The decode of the instruction and execution performs with only high speed Internal timing without relation to the external clock. Therefore no busy flag check required normally. In case of serial interface, the data input as MSB(D₇) first serially. The Table. 4 shows the instruction codes of the **NJU6673**.

							Code	ć					(.Doint Cale)
	Instruction	A0	RD	WR	D ₇	D_6	D ₅	D ₄	D_3	D_2	D_1	D ₀	Description
(a)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0/1	LCD Display ON/OFF $D_0=0:OFF D_0=1:ON$
(b)	Display Start Line Set	0	1	0	0	1	*		Star	t adc	lress		Determine the Display Line of RAM to COM $_{\rm 0}$
(c)	Page Address Set	0	1	0	1	0	1	1	*	*		age Iress	Set the page of DD RAM to the Page Address Register
	Column Address Set High Order 3bits	0	1	0	0	0	0	1	0		gh O Colum		Set the Higher order 3 bits Column Address to the Reg.
(d)	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0		Lowe Colun			Set the Lower order 4 bits Column Address to the Reg.
(e)	Status Read	0	0	1		Sta	tus		0	0	0	0	Read out the internal Status
(f)	Write Display Data	1	1	0				Write	e Dat	a			Write the data into the Display Data RAM
(g)	Read Display Data	1	0	1				Read	l Dat	а			Read the data from the Display Data RAM
(h)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0/1	Inverse the ON and OFF Display
(i)	Static Drive ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0/1	Whole Display Turns ON D₀=0: Normal D₀=1: Whole Disp. ON
(j)	EVR Register Set	0	1	0	1	0	0	0	S	Settin	g Da	ta	Set the V_{5} output level to the EVR register
(k)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Address Register when writing but no-change when reading
(I)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify write Mode
(m)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the Internal Circuits
(n)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	1	0	0/1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(o)	Driver Outputs ON/OFF	0	1	0	1	0	1	0	1	0	1	0/1	$D_0=0$: LCD Driver Outputs OFF $D_0=1$: LCD Driver Outputs ON
(p)	Power Save (Complex command)	0 0	1 1	0 0	1 1	0 0	1 1	0 0	1 0	1 1	1 0	0 1	Set the Power Save Mode (LCD Display OFF + Static Drive ON)
(q)	ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Set the DD RAM vs Segment $D_0=0$:Normal $D_0=1$:Inverse


Table 4 Instruction Code

(*:Don't Care)

(2-1) Explanation of Instruction Code

(a) Display On/Off

It executes the On/Off control of the whole display without relation to the DD RAM or any internal conditions.



(b) Display Start Line

It sets the DD RAM line address corresponding to the COM₀ terminal (normally assigned to the top display line). In this instruction execution, the display area is automatically set by the lines that correspond to the display duty ratio to the upward direction of the line address. Changing the line address by this instruction performs smooth scrolling to a vertical direction. In this time, the DD RAM data are unchanged.

A0	RD	WR	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D ₀
0	1	0	0	1	*	A ₄	A ₃	A ₂	A ₁	A ₀
A ₄	A ₃	A	N2	A ₁	A ₀		Line A	ddress	(HEX)	
0	0	()	0	0			00		
0	0	()	0	1			01		
		:						:		
		:	:					:		
1	1	()	0	0			18		


(c) Page Address Set

When MPU accesses to the DD RAM, a page address is set by page Address Set instruction before writing the data (Note:the change of page address is not affected to the display).

]	A0 0	RD 1	WR 0	D ₇	D ₆ 0	D ₅ 1	D ₄	D ₃	D ₂	D ₁ A ₁	D ₀	*:Don't Care
		A ₁			A ₀				Page			
		0 0			0 1				0 1			
		1			0				2			
		1			1				3			

(d) Column Address

When MPU accesses to the DD RAM, row address set by Page Address Set instruction is required with the column address before writing the data. The column address set requires twice address set which are higher order 3 bits address set and lower order 4 bits. When the MPU accesses to the DDRAM continuously, the column address increments automatically from the set address after each data access. Therefore, the MPU can transmit only the Data continuously without setting the column address at every transmission time. The increment of the column address is stopped at the maximum column address plus 1 limited by each display mode. When the column address count up is stopped, the row address is not changed.



(e) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET" as follows.

_	A0	RD	WR	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY:BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver.

- 0: Counterclockwise Output (Inverse)
- 1: Clockwise Output (Normal)
- Note) The data "0=Inverse" and "1=Normal" of ADC status is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

- 0: Whole Display "On"
- 1: Whole Display "Off"
- Note) The data "0=On" and "1=Off" of Display On/Off status is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET :Indicate the initializing by RES signal or reset instruction.

- 0: Not Reset status
- 1: In the Reset status

(f) Write Display Data

It writes the data on the data bus into the DD RAM column address increments automatically after data writing, therefore, the MPU can write the data into the DD RAM continuosly without the address setting at every writing time once the starting address is set.

A0 \overline{RD} \overline{WR} D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0 110Write Data

New Japan Radio Co., Ltd.

(g) Read Display Data

This instruction reads out the 8-bit data from DD RAM addressed by the column and the page address. The column address automatically increments after the 8-bit read out, therefore, the MPU can read the data from the DD RAM continuously without the address setting at every reading time once the starting address is set. Note that the dummy read is required just after setting the column address (see"(4-4)Access to the DD RAM and the Internal Register"). In the serial interface mode, the display data is unable to read out.

 A0	RD	WR	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	1				Read	l Data			

(h) Normal or Inverse On/Off Set

It changes the display condition of normal or reverse for entire display area. The execution of this instruction does not change the display data in the DD RAM.

_	A0	RD	WR	D ₇	D_6	D_5	D_4	D_3	D_2	D_1	D ₀
I	0	1	0	1	0	1	0	0	1	1	D
		D	0: Nor	mal	F	RAM da	ta "1" co	orrespo	nd to "(Dn"	
			1: Inve	erse	F	RAM da	ta "0" co	orrespo	nd to "(Dn"	

(i) Static Drive


This instruction turns all the pixels ON regardless the data stored in the DD RAM. In this time, the data in DD RAM are remained and unchanged. This instruction is executed prior to the "Normal or Inverse On/Off Set" instruction.

 A0	RD	WR	D ₇	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
0	1	0	1	0	1	0	0	1	0	D	
	D	0: Nor	mal Dis	splay							

1: Whole Display turns On

(j) EVR Register Set

It controls the voltage regulator circuit of the internal LCD power supply to adjust the LCD display contrast by changing the LCD driving voltage " V_5 ". By data setting into the EVR register, the LCD driving voltage " V_5 " selects out of 16 steps of regulated voltage. The voltage adjustable range of " D_5 " is fixed by the external resistors. For details, refer the section"(3-2) Voltage Adjust Circuits".




When EVR doesn't use, set the EVR register to (0,0,0,0).

(k) Read Modify Write

This instruction sets the Read Modify Write controlling the page address increment. In this mode, the Column Address only increments when execute the display data "Write instruction; but no change when the display data "Read " Instruction. This status is continued until the End instruction execution. When the End instruction is executed, the Column Address goes back to the start address before the execution of this "Read Modify Write" instruction. This function reduces the load of MPU for repeating display data change of the fixed area (ex. cursor blink)


A0	RD	WR	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	1	1	0	0	0	0	0

- Note) In this "Read Modify Write" mode, out of display data "Read"/"Write", any instructions except "Column Address Set" can be executed.
- The Example of Read Modify Write Sequence



(I) End

This instruction releases the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(m) Reset

This instruction executes the following initialization. The reset by the reset signal input to the RES terminal (hardware reset) is required when power turns on. This reset instruction does not use instead of this hardware reset when power turns on.

Initialization

- 1) Set the Display Start Line Register to 00_H.
- 2) Set the Column Address Counter to 00_{H} .
- 3) Set the page Page Address Register to page "0".
- 4) Set the EVR Register to 0_{H} .

The DD RAM is not affected of this initialization.

AC	RD	WR	D ₇	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	1	0	1	1	1	0	0	0	1	0

(n) Internal Power Supply ON/OFF

This instruction control ON and OFF for the internal Voltage Converter, Voltage Regulator and Voltage Follower circuits. For the Booster circuits operation, the oscillation circuits must be in operation.


_	A0	RD	WR	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
Ī	0	1	0	0	0	1	0	0	1	0	D
-		D	0: Inte	rnal Po	wer Su	pply Of	f				
			1: Inte	rnal Po	wer Su	pply Or	ו				

The internal Power Supply must be Off when external power supply using.

*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, V_{DD} and V_{LCD} . Therefore it requires the actual evaluation using the LCD module to get the correct time.(Refer to the (3-4) Fig.4)


(o) Driver Outputs ON/OFF

This instruction controlls ON/OFF of the LCD Driver Outputs.



The **NJU6673** implements low power LCD driving voltage generator circuit and requires the following Power supply ON/OFF sequence.

- LCD Driving power supply ON/OFF sequences
- The sequences below are required when the power supply turns ON/OFF.For the power supply turning on operation after the power-save mode, refer the "power save release sequence" mentioned after.




*1 : The Internal Power Supply rise time is depending on the condition of the Supply Voltage, V_{LCD}=V_{DD}-V₅ External Capacitor of Booster, and External Capacitor connected to V₁ to V₅. To know the rise time correctly, test by using the actual LCD module. (p) Power Save(complex command)

When Static Drive ON at the Display OFF status(inverse order also same), the internal circuits goes to the Power Save Mode and the operating current is dramatically reduced, almost same as the standby current. The internal status in the Power Save Mode is shown as follows;

- 1: The Oscillation Circuits and the Internal Power Supply Circuits stop the operation.
- 2: LCD driving is stopped. Segment and Common drivers output V_{DD} level voltage.
- 3: The display data and the internal operating condition are remained and kept as just before enter the Power Save Mode.
- 4: All the LCD driving bias voltage(V_1 to V_5) is fixed to the V_{DD} level.

The power save and its release perform according to the following sequences.




The **NJU6673** constantly spends the current without the execution of the Driver Outputs OFF instruction. The LCD drive waveform is not output until the Driver Outputs ON instruction is executed.

- *1 : In the Power Save sequence, the Power Save Mode starts after the Static Drive ON bcommand is executed.
- *2 : In the Power Save Release sequence, the Power Save Mode releases just after the Static Drive OFF instruction execution. The Display ON instruction is allowed to execute at any time after the Static Drive OFF instruction is completed.
- *3 : The Internal Power Supply rise time is depending on the condition of the Supply Voltage, V_{LCD}=V_{DD}-V₅, External Capacitor of Booster, and External Capacitor connected to V₁ to V₅. To know the rise time correctry, test by using the actual LCD module.
- *4 : LCD driving waveform is output after the exection of the Driver Outputs ON instruction execution.
- *5 : In case of the external power supply operation, the external power supply should be turned off before the Power Save Mode and connected to the V_{DD} for fixing the voltage of V_{OUT} terminal. In this time, V_{OUT} terminal also should be made codition like as disconection to the lowest voltage of the system.

(q) ADC Select

This instruction determines the correspondence of Column in the DD RAM with the Segment Driver Outputs. Segment Driver Outout order is inverse when this instruction executes, therefore, the placement the **NJU6673** against the LCD panel becomes easy.



^{1:} Counterclockwise Output(Inverse)

New Japan Radio Co., Ltd.


(3) Internal Power Supply

(3-1) Voltage tripler

The 3-time voltage booster circuit outputs the negative Voltage(V_{DD} Common) boosted 3 times of V_{DD} - V_{SS} from the V_{OUT} terminal with connecting the five capacitors between C_1 + and C_1 -, C_2 + and C_2 -, and V_{SS} and V_{OUT} . In case of the 2-time voltage booster operation, connect the two capacitor between C_2 + and C_2 -, V_{SS} and V_{OUT} , then connect the C_1 + and C_2 + terminals. Voltage Booster circuits requires the clock signals from internal oscillation circuit or the external clock signal. therefore, the internal oscillation circuits or the external clock supplier must be operating when the voltage booster is in operation. The boosted voltage of V_{DD} - V_{OUT} must be 10V or less.

The boost voltage and the capacitor connection are shown below.

• The boosted voltage and V_{DD}, V_{SS}



(3-2) Voltage Adjust Circuits

The boosted voltage of V_{OUT} outputs V_5 for LCD driving through the voltage adjust circuits. The output voltage of V_5 is adjusted by Ra and Rb within the range of $|V_5| < |V_{OUT}|$.

The output is calculated by the following formula(1).

 $V_{LCD} = V_{DD} \cdot V_5 = (1 + Rb/Ra) V_{REG} \cdot \cdots \cdot \cdots \cdot (1)$

The V_{REG} voltage is a reference voltage generated by the built-in bleeder registance. V_{REG} is adjustable by EVR functions (see section 3-3).

For minor adjustment of V₅, it is recommended that the Ra and Rb is composed of R₂ as variable resistor and R₁ and R₃ as fixed resistors, constant should be connected to V_{DD} terminal,VR and V₅, as shown below.




Fig-3 Voltage Adjust Circuit

<Design example for R₁, R₂ and R₃ / Reference>

- $R_1 + R_2 + R_3 = 3.1 M\Omega$
- (Determined by the current flown between V_{DD} V_5)
- Variable voltage range by the R2. -3.2V to -6.3V (V_{LCD}= V_{DD}- V₅=6.2V to 9.3V) (Determined by the LCD electrical characteristics)
- V_{REG}=3V(In case of EVR=(F)_H)
- R₁, R₂ and R₃ are calculated by above conditions and the formula of (1) to mentioned below;
 - $R_1=1.0M\Omega$, $R_2=0.5M\Omega$, $R_3=1.6M\Omega$
- Note) V_5 voltage is generated referencing with V_{REG} voltage beased on the supply voltage (V_{DD} and V_{SS}) as shown in above figure. Therefore, V_{LCD} (V_{DD} - V_5) is affected including the gain (Rb/Ra) by the fluctuation of V_{REG} voltage based on the supply voltage. The power supply voltage should be stabilized for V_5 stable operation.

New Japan Radio Co., Ltd.

(3-3) Contrast Adjustment by the EVR function

The EVR selects the V_{REG} voltage out of the following 16 conditions by setting 4-bit data into the EVR register. With the EVR function, V_{REG} is controlled, and the LCD display contrast is adjusted. The EVR controls the voltage of V_{REG} by instruction and changes the voltage of V_5 .

A step with EVR is set like table shown below.

E	VR register	V _{REG} [V]	V _{LCD}
0 _H	(0, 0, 0, 0)	(135/150)(V _{DD} -V _{SS})	Low
1 _H	(0, 0, 0, 1)	(136/150)(V _{DD} -V _{SS})	:
2 _H	(0, 0, 1, 0)	(137/150)(V _{DD} -V _{SS})	:
:	:	:	:
:	:	:	:
Eн	(1, 1, 1, 0)	(149/150)(V _{DD} -V _{SS})	:
F _H	(1, 1, 1, 1)	(150/150)(V _{DD} -V _{SS})	High

* In use of the EVR function, the voltage adjustment circuit must turn on by the power supply instruction.

 Adjustable range of the LCD driving voltage by EVR function The adjustable range is decided by the power supply voltage V_{DD} and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition V_{DD} =3.0V, V_{SS} =0V

Ra=1M Ω , Rb=1M Ω (Ra:Rb=1:1)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting 00_H in the EVR register,

 V_{LCD} = ((Ra+Rb)/Ra) V_{REG} = (2/1)[(135/150)3.0] = 5.4V

In case of setting $0F_H$ in the EVR register, $V_{LCD} = ((Ra+Rb)/Ra) V_{REG}$


= ((Ra+Rb)/Ra) V_{REG} = (2/1)[(150/150)3.0] = 6.0V

	(min.)0 _H	(max.)F _H
Adjustable Range	5.4 •••••	••• 6.0 [V]
Step Voltage	40	[mV]

(3-4) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V_1, V_2, V_3, V_4 are generated by dividing the V_5 voltage with the internal bleeder resistance and is supplied to the LCD driving circuits after the impedence conversion by the voltage follower.

The external capacitors to V_1 to V_5 for Bias voltage stabilization may be removed in use of small size LCD panel. The equivalent load of LCD panel may be changed depending on display patterns. Therefore, it require display quality check on various display patterns actually without external capacitors. If the display quality is not so good, external capacitors should connects as show in Fig. 4. (If no need external capacitors as result of experiment, the application patterns (wiring) should be prepared for recovery.)





Reference set up value V_{LCD}=V_{DD}- V₅=6.2-9.3V

- *1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.
- $\ast 2$ Following connection of V_{OUT} is required when external power supply using.

When $V_{SS} > V_5$, $V_{OUT} = V_5$ When $V_{SS} \le V_5$, $V_{OUT} = V_{SS}$

C _{OUT}	to 1.0μF
C ₁ , C ₂	to 1.0μF
C3-C7	0.1 to 0.47 μF
R ₁	1MΩ
R ₂	500kΩ
R ₃	1.6MΩ

(4) MPU Interface

(4-1) Interface type selection

Two MPU interface types are available in the **NJU6673**: by 1) 8-bit bi-directional data bus (D_7 to D_0), 2) serial data input (SI: D_7). The interface type (the 8 bit parallel or serial interface) is determined by the condition of the P/S terminals connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, neither the status read-out nor the RAM data read-out operation is allowed..

	Table 5												
P/S	I/F type	CS	A0	RD	WR	SEL68	D ₇	D_6	D_5-D_0				
Н	Parallel	CS	A0	RD	WR	SEL68	D ₇	D_6	D_5-D_0				
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z				

Table 5

Parallel Interface

The **NJU6673** interfaces the 68- or 80-type MPU directly if the parallel interface (P/S="H" is selected. The 68-type or 80-type MPU is selected by connecting the SEL68 terminal to "H" or "L" as shown in table 6.

	Table 6												
SEL68	Туре	ĈŜ	A0	RD	ŴŔ	D_7-D_0							
Н	68 type MPU	CS	A0	Е	R/W	D_7-D_0							
L	80 type MPU	ĈŜ	A0	RD	ŴŔ	D_7-D_0							

(4-2) Discrimination of Data Bus Signal

The **NJU6673** discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (RD, WR) signals as shown in Table 7.

common	68 type	80 type		Function							
A0	R/W	RD	WR	Function							
Н	Н	L	Н	Read Display Data							
Н	L	H	L	Write Display Data							
L	Н	L	Н	Status Read							
L	L	Н	L	Write into the Register(Instruction)							

Table 7

(4-3) Serial Interface.(P/S="L")


The serial interface of the **NJU6673** consists of the 8-bit shift register and 3-bit counter. In case the chip is selected (\overline{CS} =L), the input to D₇(SI) and D₆(SCL) becomes available, and in case that the chip isn't selected, the shift register and the counter are reset to the initial condition.

The data input from the terminal(SI) is MSB first like as the order of D_7 , D_6 ,----- D_0 , by a serial interface, it is entered into with rise edge of serial clock(SCL). The data converted into parallel data of 8-bit with the rise edge of 8th serial clock and processed.

It discriminates display data or instructions by A0 input terminal. A0 is read with rise edge of (8 X n)th of serial clock (SCL), it is recognized display data by A0="H" and instruction by A0="L" A0 input is read in the rise edge of (8 X n)th of serial clock (SCL) after chip select and distinguished.

However, in case of \overline{RES} ="H" to "L" or \overline{CS} ="L" to "H" with trasfered data does not fill 8 bit, attention is necessary because it will processed as there was command input. Always, input the data of (8 X n) style.

The SCL signal must be careful of the termination reflection by the wiring length and the external noise and confirmation by the actual machine is recommended by it.



(4-4) Access to the Display Data RAM and Internal Register.


The NJU6673 transfers data to the MPU through the bus holder with the internal data bus.

In case of reading out the display data contents in the DD RAM, the data which was read in the first data read cycle (= the dummy read) is memorized in the bus holder. Then the data is read out to the system bus from the bus holder in the next data read cycle. Also, In case that the MPU writes into DD RAM, the data is temporarily stored in the bus holder and is then written into DD RAM by the next data write cycle.

Therefore, the limitation of the access to **NJU6673** from MPU side is not access time (t_{ACC}, t_{DS}) of Display Data RAM and the cycle time becomes dominant. With this, speed-up of the data transfer with the MPU becomes possible. In case of cycle time isn't met, the MPU inserts NOP operation only and becomes an equivalent to an execution of wait operation on the satisfy condition in MPU.

When setting an address, the data of the specified address isn't output immediately by the read operation after setting an address, and the data of the specified address is output at the 2nd data read operation. Therefore, the dummy read is always necessary once after the address set and the write cycle. (See Fig. 6)

The example of Read Modify Write operation is mentioned in (2-1)Instruction -k)The sequence of Inverse Display.




(4-5) Chip Select

 \overline{CS} is Chip Select terminal. In case of \overline{CS} ="L". the interface with MPU is available. In case of \overline{CS} ="H", the D₀ to D₇ are high impedance and A0, \overline{RD} , \overline{WR} , SI and SCL inputs are ignored. If the serial interface is selected when \overline{CS} ="H" the shift register and counter are reset. However, the reset is always operated in any conditions of \overline{CS} .

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltogo(1)	V _{DD}	-0.3 - +7.0	V
Supply Voltage(1)	♥ DD	-0.3 -+3.6(Used Tripler)	v
Supply Voltage(2)	V_5	V _{DD} -11.0 - V _{DD} +0.3	V
Supply Voltage(3)	V ₁ ,V ₂ ,V ₃ ,V ₄	V ₅ -V _{DD} +0.3	V
Input Voltage	V _{IN}	-0.3-V _{DD} +0.3	V
Operating	т	-30-+80	°C
Temperature	T _{opr}	-30-+60	°C
Strage temperature	T _{stg}	-55-+125	°C



- Note 1) All voltage values are specified as V_{SS} =0V.
- Note 2) The relation of $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 > V_{OUT}$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.
 - In case of inputting external LCD driving voltage , the LCD drive voltage should start supplying to **NJU6673** at the mean time of turning on V_{DD} power supply or after turned on V_{DD} .
- In use of the voltage boost circuit, the condition that the supply voltage: $11.0V \ge V_{DD} V_{OUT}$ is necessary. Note 3) If the LSI are used on condition beyond the absolute maximum rating, the LSI may be destroyed.
 - Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the erectric characteristics conditions will cause malfunction and poor reliability.
- Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the voltage converter.

ELECTRICAL CHARACTERISTICS

_						(V _{DD} =2.4V-3.6)	V, V _{SS} =0∖	/, Ta=-20 to 7	5°C)	_
	PARA	METER	SYMBOL	CC	NDITIONS	MIN	TYP	MAX	UNIT	NOTE
	rating	Recommend	V _{DD}	CONDITIONO		2.4	3.0	3.6	V	1
volta	ige(1)	Available	♥ DD			2.4		5.5	v	1
		Recommend	V ₅			V _{DD} -10.0		V _{DD} -4.0		
	rating	Available	v 5			V _{DD} -10.0	10.0		V	
volta	ge(2)	Available	V ₁ ,V ₂	V _{LCD} =V _{DD} -V ₅		V_{DD} -0.6 V_{LCD}		V _{DD}	v	
		Available	V_3, V_4	VLCD-VDD-V5		V ₅ 0.8V _{DD}		V_{DD} -0.4 V_{LCD}		
Inpu	It	High Level	V _{IHC}	A0, D ₀ -D ₇ , RD	$A0, D_0-D_7, \overline{RD}, \overline{WR}, \overline{RES}, \overline{CS}$			V _{DD}	V	
Volta	age	Low Level	V _{ILC}	P/S, SEL68, I	OUTY, CDIR Terminal	V _{SS}		0.2V _{DD}	v	
Outp	out	High Level	V _{OHC}	D_0-D_7	I _{OH} =-0.5mA	$0.8V_{DD}$		V _{DD}	V	
Volta	age	Low Level	V _{OLC}	Terminal	I _{OL} = 0.5mA	V _{SS}		$0.2V_{DD}$	v	
Innut	tloog	age Current	ILI	All input term		-1.0		1.0	۸	
mpu	Leay	age Current	I _{L0}	D_0 to D_7 terminals, Hi-Z state		-3.0	-3.0		μA	
Drive	er On-ı	resistance	R _{ON}	Ta=25°C, V _{LCD} =8.0V			3.0	4.5	kΩ	2
Stan	d-by C	urrent	I _{DDQ}	During Powe	er Save Mode		0.05	5.0	μA	3
Input Terminal Capacitance		C _{IN}	Ta=25°C			10		pF	4	
Osci	llation	Frequency	f _{osc}	V _{DD} = 3.0V Ta =25°C		9.3	11.4	13.5	kHz	
Rese	et Time	9	t _R	RES terminal		1.0			μs	5
Rese		el pulse Width	tow		-	10			μs	6
			V_{DD1}			2.4		5.5		
lr	nput vo	oltage	V _{DD1}	3-times boos	st	2.4		3.3	V	7
<u>≤</u> c	Dutput	voltage	V _{OUT1}	3-times boos		-6.6		-5.5	V	-
age		stance	R _{TRI}	3-times boos V _{DD} =3.0V, C	st,		1600	2600	Ω	
	Adjustment range LCD driving oltage					V _{DD} -4.0V	V	8		
ΨV	/oltage	Follower	V ₅	Voltage adju	Voltage adjustment circuit "OFF"			V _{DD} -4.0V	V	
V	/oltage	Regulator	$V_{REG\%}$	V _{DD} =3.0V; Ta	a =25°C			3.0	%	
i					0\/		50	405	•	
Oper	rating	Current	I _{OUT1}	V _{DD} =3.0V, V _I			50	105	μA	9
	-		I _{OUT2}	Display Che	Display Checkerd pattern		16	25	μΑ	

Note 1) Although the **NJU6673** can operate in wide range of the operating voltage, it shall not be guaranteed in a sudden voltage fluctuation during the access with MPU.

Note 2) R_{ON} is the resistance values in supplying 0.1V voltage-difference beteen power supply terminals (V₁,V₂,V₃,V₄) and each output terminals (common/ segment). This is specified within the range of Operating Voltage(2).

Note 3) Apply no access from MPU.

Note 4) Apply A0, D_0 to D_7 , RD, \overline{WR} , \overline{CS} , \overline{RES} , SEL68, P/S, T_1 , T_2 , DUTY, CDIR terminals.

Note 5) t_R (Reset Time) refers to the reset completion time of the internal circuits from the rise edge of the RES signal.

Note 6) Apply minimum pulse width of the $\overline{\text{RES}}$ signal. To reset, the "L" pulse over t_{RW} shall be input.

Note 7) Apply to the V_{DD} when using 3-times boost.

Note 8) The voltage adjustment circuit controls V_5 within the range of the voltage follower operating voltage.

NJU6673

Note 9) Each operating current shall be defined as being measured in the following condition.


	Status				External Voltage	
SYMBOL	T ₁	T ₂	Voltage booster	Voltage adjustment	Voltage Follower	Supply (Input terminal)
I _{OUT1}	L	L/H	Validity	Validity	Validity	Unuse
I _{OUT2}	Н	Н	Invalidity	Invalidity	Invalidity	Use (V _{OUT} ,V ₅)

LCD output terminal Open.


Display on, Display checered pattern, No access from MPU Set V_{LCD} =8V Internal Oscillator : Validity

MEASUREMENT BLOCK DIAGRAM

: I_{OUT1}




: I_{OUT2}




■ BUS TIMING CHARACTERISTICS

• Read/Write operation sequence(80 type MPU)



				(V _I	_{DD} =2.4V t	o 3.6V, T	a=-20 to	75°C)
PARA	METER	SYMBOL	SIGNAL	CONDITION	MIN	TYP	MAX	UNIT
Address Hold	Time	t _{AH8}	A0, CS		32			
Address Setu	p Time	t _{AW8}			0			
System Cycle	Time	t _{CYC8}	WR, RD		560			
Control	WR, "L"	t _{CCL(W)}	,		75			
Pulse Width	RD, "L"	t _{CCL(R)}			250			
	"H"	t _{CCH}			275			
Data Setup Ti	ime	t _{DS8}	D _D -D ₇		150			ns
Data Hold Tin	ne	t _{DH8}	5,		30			
RD Access Ti	me	t _{ACC8}		CL=100pF			175	
Output Disable Time		t _{OH8}		CL=100pr	0		44	
Rise Time, Fa	Rise Time, Fall Time		$\overline{CS}, \overline{WR}, \overline{RD}$ A0, D ₀ -D ₇				15	

Note 1) All timing based on 20% and 80% of $V_{\mbox{\scriptsize DD}}$ voltage level.




Read/Write operation sequence(68 type MPU)

				(V _L	_{DD} =2.4V t	o 3.6V, T	a=-20 to	75°C)
PARAME	TER	SYMBOL	SIGNAL	CONDITION	MIN	TYP	MAX	UNIT
Address Hold Tir	me	t _{AH6}	A0, CS		32			
Address Setup T	ïme	t _{AW6}	R/W		32			
System Cycle T	ime	t _{CYC6}	E		560			
Enable	READ	+	Е		250			
Pulse Width	WRITE	τ _{EWH}			62			
Data Setup Time	;	t _{DS6}			150			ns
Data Hold Time		t _{DH6}	D_0-D_7		50			
Access Time		t _{ACC6}	$D_0 - D_7$	CL=100pF	0		175	
Output Disable Time		t _{OH6}		CL=100pF	0		56	
Rise Time, Fall Time		t _r , t _f	E, R/W, A0, D ₀ -D ₇				15	

Note 1) All timing based on 20% and 80% of V_{DD} voltage level. Note 2) t_{CYC6} shows the cycle of the E signal in active $\overline{\text{CS}}.$

Write operation sequence(Serial Interface)




(V_{DD}=2.4V-3.6V, Ta=-20 to 75°C)

			()	v DD-2.4 v	0.0 v, 1a-	201010	0)
PARAMETER	SYMBOL	SIGNAL	CONDITION	MIN	TYP	MAX	UNIT
Serial Clock cycle	t _{SCYC}			1000			
SCL "H" Pulse width	t _{SHW}	SCL		300			
SCL "L" Pulse width	t _{SLW}			300			
Address Setup Time	t _{SAS}	4.0		250			
Address Hold Time	t _{SAH}	A0		400			
Data Setup Time	t _{SDS}	SI		250			ns
Data Hold Time	t _{SDH}	5		100			
CS-SCL Time	t _{CSS}	CS		60			
CS-SCL Time	t _{CSH}	03		800			
Rise time, Fall Time	t _f , t _r	CS, SCL SI, A0				15	

Note 1) All timing are based on 20% and 80% of $V_{\mbox{\scriptsize DD}}$ voltage level.

LCD DRIVING WAVERORM




■ APPLICATION CIRCUIT

Microprocessor Interface Example

The **NJU6673** is connectable to 80-type MPU or 68-type. In use of Serial Interface, it is possible to be controlled by the signal line with the more small being.

*:SEL68 terminal shall be connected to V_{DD} or $V_{\text{SS}}.$

• 80 type MPU



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co.,Ltd.